ASIC/SoC Design & Verification Engineer (AI Testing Remote) | $70-$100 / hr
Company: JobHub by NeonLabs
Location: Location not specified (Remote)
Type: Full-time
Remote: Yes
Posted: 2026-07-07
About this role
Apply here:
👉 https://neonlabshub.com/chip-design-verification-engineer.html
JobHub by NeonLabs, in partnership with Cincinnatus LLC, is seeking ASIC/SoC Design & Verification Engineers to support a leading AI lab's cutting-edge GenAI team at the core of the AI revolution.
This role focuses on designing realistic chip engineering problems, building reference RTL and testbenches, and evaluating AI models against complex hardware design and verification challenges.
You’ll work alongside a team of expert engineers—from PhD students to senior silicon veterans—helping shape how advanced AI models understand, reason about, and solve real-world hardware engineering workflows.
If you have hands-on experience chasing bugs across multiple blocks, architecting RTL from scratch, or driving a design through timing and coverage closure, this is a strong fit. We want your real-world judgment applied to our training systems.
⚙️ What You’ll Do
• Design and write up realistic chip engineering problems drawn from actual experience (not textbook exercises)
• Build full solutions including reference RTL, testbenches, and supporting materials using SystemVerilog/Verilog
• Run your problems against an AI model, evaluate where it succeeds or fails, and provide detailed explanations
• Collaborate with other engineers on the team to maintain a consistent bar of rigor and difficulty
🧠 Ideal Qualifications
• Hands-on ASIC/SoC design and/or functional verification experience (exposure to production silicon tapeout is highly preferred)
• Strong fluency in SystemVerilog/Verilog
• Experience with industry toolchains (e.g., Synopsys VCS, Cadence Xcelium, Siemens Questa, VC Formal, Verdi) and/or open-source counterparts
• Solid grasp of subsystem/SoC-level concerns (interface protocols, handshaking/backpressure, multiple clock domains, multi-module dataflow)
• Real depth in RTL design, IP integration (NoC, PCIe, DDR, ARM/AXI), functio...